Day 19

Day 19 (28th June 2019)

Today reading “Advanced Digital Design in Verilog HDL” while on travel. Hardware work I will take up during the weekend.