Day 18 (27th June 2019)

Today was a bit delayed at work; I got myself the book “Advanced Digital Design with the Verilog HDL” by Michael D. Ciletti to read - it was recommended on Twitter by Mahesh Venkitachalam from Electronut Labs. I will be reading it today and tomorrow as part of the progress made here.